Fpga Italiano

Learn Fpga Design With Vhdl (Intel/Altera) eBooks & eLearning

Posted by Sigha at April 20, 2023

Learn Fpga Design With Vhdl (Intel/Altera)
MP4 | Video: h264, 1280x720 | Audio: AAC, 44.1 KHz
Language: English (US) | Size: 8.57 GB | Duration: 20h 14m

Gain a Solid Foundation in VHDL for FPGA Development with Lots of Examples

Details

VLSI Course Series - FPGA Architecture Basics eBooks & eLearning

Posted by Sigha at Oct. 25, 2020

VLSI Course Series - FPGA Architecture Basics
Video: .mp4 (1280x720, 30 fps(r)) | Audio: aac, 48000 Hz, 2ch | Size: 248 MB
Genre: eLearning Video | Duration: 5 lectures (37 mins) | Language: English

Learn about the Basic Architecture of Xilinx FPGA Spartan 6

Details

Learn VHDL Design using Xilinx Zynq-7000 ARM/FPGA SoC eBooks & eLearning

Posted by Sigha at March 28, 2020

Learn VHDL Design using Xilinx Zynq-7000 ARM/FPGA SoC
Video: .mp4 (1280x720, 30 fps(r)) | Audio: aac, 48000 Hz, 2ch | Size: 1.57 GB
Genre: eLearning Video | Duration: 34 lectures (5 hour, 13 mins) | Language: English

For both the beginner and experienced Engineer using Vivado on the Zybo Z7 Xilinx Zynq FPGA Development Board.

Details

Ettore Napoli - Progetto di Circuiti Digitali e Implementazione su FPGA eBooks & eLearning

Posted by Bibliotkaaa at May 24, 2023

Details

Introduction To Vhdl For Fpga And Asic Design eBooks & eLearning

Posted by Sigha at Aug. 24, 2024

Introduction To Vhdl For Fpga And Asic Design
Last updated 8/2024
MP4 | Video: h264, 1280x720 | Audio: AAC, 44.1 KHz
Language: English (US) | Size: 1.02 GB | Duration: 9h 18m

From VHDL basics to sophisticated testbench coding

Details

Building Custom AXI Interface Peripherals for ZYNQ Devices eBooks & eLearning

Posted by Sigha at April 26, 2022

Building Custom AXI Interface Peripherals for ZYNQ Devices
Video: .mp4 (1280x720, 30 fps(r)) | Audio: aac, 44100 Hz, 2ch | Size: 2.96 GB
Genre: eLearning Video | Duration: 69 lectures (7 hour, 3 mins) | Language: English

All about AXI Slave Lite and AXI Stream Interface

Details

Uvm For Verification Part 3:Register Abstraction Layer (Ral) eBooks & eLearning

Posted by Sigha at July 7, 2023

Uvm For Verification Part 3:Register Abstraction Layer (Ral)
Last updated 3/2023
MP4 | Video: h264, 1280x720 | Audio: AAC, 44.1 KHz
Language: English (US) | Size: 1.68 GB | Duration: 7h 10m

Step by Step Guide from Scratch

Details

Embedded System Design With Xilinx Zynq Soc And Vitis Ide eBooks & eLearning

Posted by Sigha at Sept. 27, 2024

Embedded System Design With Xilinx Zynq Soc And Vitis Ide
MP4 | Video: h264, 1280x720 | Audio: AAC, 44.1 KHz
Language: English (US) | Size: 3.88 GB | Duration: 10h 58m

Using Xilinx Vivado Design Suite and Vitis 2020.2

Details

Embedded System Design With Microblaze And Vitis Ide eBooks & eLearning

Posted by Sigha at Sept. 8, 2024

Embedded System Design With Microblaze And Vitis Ide
MP4 | Video: h264, 1280x720 | Audio: AAC, 44.1 KHz
Language: English (US) | Size: 2.95 GB | Duration: 8h 5m

Using Xilinx Vivado Design Suite and Vitis 2020.2

Details

Xilinx FPGAs: Learning Through Labs using VHDL eBooks & eLearning

Posted by Sigha at Sept. 24, 2020

Xilinx FPGAs: Learning Through Labs using VHDL
Video: .mp4 (1280x720, 30 fps(r)) | Audio: aac, 48000 Hz, 2ch | Size: 1.17 GB
Genre: eLearning Video | Duration: 14 lectures (1 hour, 27 mins) | Language: English

Grab your Basys 2, Basys 3, Arty, or ArtyZ-7 and get a hands on approach to learning all about your FPGA through labs

Details